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Abstract - An all-MOS analog tail-biting MAP de-
coder is presented for an (8,4) Hamming code. The 
decoder implements a probability propagation algo-
rithm using subthreshold CMOS networks. Physical 
results verify the expected behavior of the decoder 
and demonstrate robustness of analog decoding cir-
cuits. 
The authors of [1) present a class of analog VLSI circuits 
which can be used to implement a general probability prop-
agation algorithm for soft-decision decoding. The proposed 
circuits can be implemented using either bipolar transistors 
or weak-inversion (subthreshold) MOS devices. Researchers 
have implemented analog decoders in BiCMOS [2)[3). 
MOS transistors scale to smaller sizes than bipolar, and 
they may be fabricated using more common digital processes. 
The analog Hamming decoder was fabricated in an AMI .5f.J,m 
digital process, and verifies that analog decoding can be per-
formed using only MOS devices. 
Simulation and performance verification for large analog 
decoder networks cannot be carried out using SPICE. An in-
termediate model has been produced using VHDL which ac-
counts for the physical behavior of the analog cells. This 
model allows prediction of the behavior of analog networks, 
and is used to produce the performance curves of Fig. 1. 
Measured output of the decoder circuit is shown in Fig. 2. 
The results of Fig. 2 are obtained by switching between two 
input patterns at 2MHz. The decoder uses 3.8 mW of power, 
most of which is thought to be consumed in the interfaces. 
BiCMOS analog decoders are expected to be faster because 
MOS circuits are limited to weak-inversion (device currents 
below ~100nA). Devices whose currents exceed this range are 
said to operate in strong inversion, and the assumptions made 
in [1) are no longer valid. The Hamming decoder nonetheless 
continues to function in strong inversion. Allowing device cur-
rents on the order of 10f.J,A, decoding is possible up to 5 MHz 
(20 Mbit/s). For analog circuits, higher device currents gen-
erally provide faster operation. 
Analog decoders are expected to degrade gracefully in re-
sponse to other non-ideal circumstances such as mismatch, 
device noise, and process variation. Much of this flexibility 
arises from the parallelism inherent in the probability propa-
gation algorithm. The Hamming decoder provides an excep-
tional example of robustness in that it functions in spite of 
a layout error. Fig. 1 compares performance of an optimal 
MAP decoder, the analog decoder with layout error, and a 
corrected analog decoder. 
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Fig. 1: Simulation results using VHDL model. 
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Fig;. 2: Measured response of the Hamming decoder. 
ACKNOWLEDGMENTS 
Professor Reid Harrison of the University of Utah has made 
many valuable contributions to our ongoing work in analog 
decoding. We are also indebted to Hans-Andrea Loeliger, who 
first introduced us to the idea of analog decoding. 
REFERENCES 
[1) H.-A. Loeliger, F. Lustenberger, M. Helfenstein, and F. Tark6y, 
"Probability Propagation and Decoding in Analog VLSI," IEEE 
Trans. on Information Theory, pp. 837-843, February 2001. 
[2) F. Lustenberger, M. Helfenstein, H.-A. Loeliger, F. Tark6y, and 
G. S. Moschytz, "All-Analog decoder for a binary (18,9,5) tail-
biting trellis code," Froc. European Solid-State Circuits Con-
ference, pp. 362-365, Duisburg, September 1999. 
(3) M. lvIoerz, T. Gabara, R. Van, and J. Hagenauer, "An ana-
log .2(iJLm BiCMOS tailbiting MAP decoder," IEEE Froc. In-
ternational Solid-State Circuits Conference, pp. 356-357, San 
Francisco, February 2000. 
----------~------------------------330 0-7803-7123-2/01/$10.00 ©2001 IEEE 
